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Abstract 
Power consumption plays a major role in present day VLSI design technology. The demand for low power consuming devices is 
increasing rapidly and the adiabatic logic style is said to be an attractive solution. This paper investigates different methods for 
designing adiabatic logics such as CMOS adiabatic circuits, ECRL, PFAL, CAL, DFAL, 2N-2P and 2N-2N2P. A lot of research 
has been already done using adiabatic technique. This paper presents a review of above mentioned adiabatic inverters in literature 
from basic elements. The SPICE simulation results show the comparison of power dissipation between conventional CMOS 
circuits and adiabatic logic based circuits.     
© 2015 The Authors. Published by Elsevier B.V. 
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1. Introduction 
The power consumption of the electronic devices can be reduced by adopting different design styles. Adiabatic 
computation has been widely studied as a low - power design technique. In the recent years, several adiabatic or 
energy recovery logic architectures have been proposed [1-6]. They have achieved significant power savings 
compared to conventional CMOS circuits. In conventional CMOS level-restoring logic, the switching event of 
circuits with rail-to-rail output voltage swing causes an energy transfer from the power supply to the output node or 
from the output node to the ground which causes more power dissipation. To increase the energy efficiency of the 
 
 
* Corresponding author-mail address: minakshi.s@ncr.srmuniv.ac.in 
 
 5 Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons. rg/licenses/by-nc- d/4.0/).
Peer-review under responsibility of organizing committee of the 3rd International Conference on Recent Trends in Computing 2015 
(ICRTC-2015)
1300   Minakshi Sanadhya and M. Vinoth Kumar /  Procedia Computer Science  57 ( 2015 )  1299 – 1307 
logic circuits, other measures can be introduced for recycling the energy drawn from the power supply. A novel class 
of logic circuits called adiabatic logic [1],[2] offers the possibility of further reducing the energy dissipated during 
the switching events, and the possibility of recycling, or reusing, some of the energy drawn from the power supply. 
The outputs of adiabatic circuits are only valid during a particular phase of the power clock cycle. 
2. Power Dissipation during Charging and Discharging 
2.1. Conventional Logic Switching 
In conventional CMOS level-restoring logic which uses the constant voltage source Vdd, the switching event of 
circuits with rail-to-rail output voltage swing causes an energy transfer from the power supply to the output node or 
from the output node to the ground. 
 
 
 
Fig.1. Conventional CMOS Charging and Discharging 
 
During a 0-to-VDD transition of the output, the total output charge Q= CL VDD is drawn from the power supply at a 
constant voltage. Thus, energy E = CL VDD2is drawn from the power supply during this transition. Charging the 
output node capacitance to the voltage level VDD means that at the end of the transition, the amount of stored 
energy in the output node is E = ½ CL VDD2.Thus, half of the injected energy from the power supply is dissipated in 
the PMOS network while only one half is delivered to the output node [3]. During a subsequent VDD-to-0 transition 
of the output node, no charge is drawn from the power supply and the energy stored in the load capacitance is 
dissipated in the NMOS network. To reduce the dissipation, the circuit designer can minimize the switching events, 
decrease the node capacitance, reduce the voltage swing, or apply a combination of these methods.  
 
 
Fig.2. CMOS Inverter 
 
Yet in all these cases, the energy drawn from the power supply is used only once before being dissipated. This 
adiabatic logic used pulsed power supplies of opposite phases have 3V dc. This results total power dissipation of 
8.13E-20W. 
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2.2. Adiabatic Switching  
To increase the energy efficiency of the logic circuits, the circuit topology and the operating principles have to be 
modified as per the need arises. The amount of energy recycling [1] achievable using adiabatic techniques is also 
determined by the process technology, switching speed, and the voltage swing. This circuit can be modified to 
recover signal energy by utilizing ramped power-clock signals instead of static operating voltage and ground. An 
example of such energy recovering 1n1p-logic [3] inverter is shown if Fig. with the corresponding dual clock 
waveforms in Fig., which can input energy into the circuit and recover it back to the clock. 
 
 
 
Fig.3. Adiabatic Charging and Discharging 
 
Figure 3 shows the model of an adiabatic logic showing an ideal switch in series with resistance and two 
complementary voltage supply clocks. Constant voltage source is used in conventional CMOS logic to charge the 
load capacitance but in case of adiabatic logic switching circuits we use constant current source instead of constant 
voltage source. Figure3. Depicts clearly how this can be achieved with subsequent explanation.  
 
Constant current source is used,  
i(t)=c dV/dt =c Vdd/T                               (1) 
Energy during charging   
 E=( I2*R)*Tramp                                     (2) 
The voltage across the switch = I*R 
Q=CL*Vdd ,  
I = (CL *Vdd)/Tramp  
Eadiabatic=( I2*R)*Tramp                        (3) 
Therefore Eadiabatic=R* C2 * Vdd2/Tramp                  (4) 
 
 
 
 
 
Where, 
E -   Energy dissipated during charging time 
Q - Charge transferred to the load 
CL - the value of the load capacitance 
R - on resistance of the PMOS switch 
Vdd - the final value of the voltage at the load 
Tramp - is the charging time 
 
As explained above, the adiabatic switching power dissipation is asymptotically proportional to inverse of the 
charging time therefore, one can achieve very low energy dissipation [4] by slowing down the speed of operation 
and also the charge stored in the load capacitors can be recycled by using AC type power supply rather than DC.  
 
x The energy dissipated for adiabatic circuits is smaller if the charging time T is larger than 2RCL. 
x Since, the dissipated energy is proportional to R thus reducing the on-resistance of the PMOS reduces the 
energy dissipation. 
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3. Various Adiabatic Techniques 
Different logic styles of adiabatic circuits have been proposed over the years and the complexity of circuits 
also vary according to design by number of operation clock, single- dual rail style, charging and discharging path 
etc. Adiabatic logic helps in the reduction of the power dissipation of the circuit and this paper reviews the proposed 
adiabatic techniques and circuits are designed to show reduced power dissipation. 
 
Adiabatic logic structures are mainly of two types: 
x Partially adiabatic logic, which is classified as Efficient charge recovery logic (ECRL), Quasi Adiabatic 
Logic(QAL) , Positive feedback adiabatic logic (PFAL), NMOS energy recovery logic, True single phase 
adiabatic logic (TSAL) 
x Fully adiabatic logic, Classified as Pass transistor adiabatic logic, 2 Phase adiabatic Static CMOS logic 
(2PASCL), Split rail charge recovery logic (SCRL) 
 
Input requirement for conventional CMOS inverter is prearranged as DC input pulse signal V1 = 3V, V2 = 0V, td = 0, 
tr = 1ns, tf = 1ns, pulse width is 160n and period is 320n. Constant power supply 3V is to the PMOS device. 
Transient analysis is observed for input and outputs and power dissipation for CMOS inverter and adiabatic logic 
inverters are compared. Equivalent input pulse signal given to the adiabatic logic inverters with pulsed power supply 
ranges of V1 = 3V, V2 = 0V (V1 = 0V, V2 = 3V when two pulsed power supplies used) td = 0, tr =40ns, tf = 40ns, 
pulse width is 40n and period is 160n.  
3.1. ECRL 
The logic function in efficient charge recovery logic structure is estimated by pairs of pull down devices 
(NMOS) also through PMOS device, ECRL is not able to pick up the power clock which performs like quasi 
adiabatic logic style [2]. ECRL implements a technique of performing simultaneous pre-charge and evaluation. 
 
 
Fig.4. ECRL inverter 
x Logic function in ECRL inverter is, when power clock goes up starting from zero to VDD, output stays in 
ground level and when power clock reaches at VDD, outputs ‘out’ and ‘/out’ hold logic value zero and 
VDD respectively. This output values will be used for the next stage. 
x When power clock falls from VDD to zero, ‘/out’ returns its energy to power clock which recovers the 
delivered charge. 
3.2. PFAL 
The logic level degradation is avoided in positive feedback adiabatic logic by latch which was created with help 
of two PMOS and two NMOS devices[2].Similar to ECRL, the logic function in PFAL is determined by NMOS 
devices but conncetd parralelly with PMOS devices.Advantages of PFAL is transmission gate fromation, positive 
and negative ouputs generated through the functional blocks. 
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The schematic and of the PFAL inverter gate is shown below in fig. 
 
 
Fig.5. PFAL inverter 
x Logic function in PFAL is, when power clock goes up from zero to VDD, output (out) stays at ground level 
and /out follows power clock. When power clock arrives at VDD, out and /out hold logic value zero and 
VDD. This output values can be used for the next stage. 
x When power clock falls from VDD to zero, /out returns its energy to power clock which recovers delivered 
charge. 
3.3. DFAL 
This adiabatic circuit uses two clocks pulsed power supply’s which has symmetrical and asymmetrical power 
clocks.  
 
 
 
 
 
 
 
 
 
Fig.6. DFAL Inverter 
Evaluation and hold phases divided in circuit operation according to the clock pulses where one clock pulse in phase 
and another clock in out of phase. The power clock swings up and down during evaluation and hold phase. 
3.4. CAL 
Clocked CMOS Adiabatic Logic (CAL) is another adiabatic logic which is operated by single-phase power-clock 
supply in adiabatic mode and by a dc power supply in non-adiabatic mode. Hence this can be operated in non-
adiabatic and adiabatic modes. CAL structure is shown in Figure.CAL in adiabatic mode has single phase power 
1304   Minakshi Sanadhya and M. Vinoth Kumar /  Procedia Computer Science  57 ( 2015 )  1299 – 1307 
clock is compared with another adiabatic logic inverters. This adiabatic circuit has significant reduction in power 
dissipation 2.48E-24W. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.7. CAL Inverter 
3.5. SCRL 
A conventional , stastic, logic structure does not need dual rail input.It is possible to build asymptotically zero 
power CMOS using this technique and  ‘Split-Level Charge Recovery Logic’(SCRL) based inverter is shown in 
beolw circuit.Twoo phase power-clock supplies are implemented here, where power clock, input and ouput voltage 
are at a voltage of VDD/2 when inverter is in idle condition. 
 
 
Fig.8. SCRL Inverter 
 
Logic function in SCRL is determined by applying the input V2 and then power clock supply voltages v4 are 
changed so as to apply a voltage of VDD as shown in below diagram. Power clock voltage level is brought to a level 
of VDD/2 when valid output is available. 
3.6. 2N- 2P  
As name represents, this circuit has 2 NMOS devices and 2 PMOS devices which is using differential logic 
gives both a logic function and its complement. 2N-2P differential buffer/inverter is shown in the figure. Where 
power clock supply is connected to cross-coupled PMOS devices and each NMOS devices get the corresponding 
positive and negative polarity inputs. Four phases of circuit function has been shown in following fig. 
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Fig.9. 2N_2P Inverter 
x Outputs are complementary when inputs are low during reset phase and power clock supply ramps down. 
Output is high, when PMOS Device is detained by the low output, will “ride" the ramp down as a result, at 
the end of reset phase both outputs are low.  
x Power-supply remains low in wait phase which continues the outputs low and the inputs are estimated.  
x The power supply ramps up in evaluate phase and the outputs will evaluate to a complementary state. At 
the end, the outputs will be complementary.  
x The power supply clock continues high in the hold phase while inputs ramp down to low.  
3.7. Quasi Inverter 
Quasi inverter is a partially adiabatic logic inverter in which shown below circuit has pulsed power clock supply 
instead of DC supply like CMOS inverter shown first. Compare with conventional logic this adiabatic logic inverter 
gives reduced power dissipation of 6.37E-20w. 
 
Fig.10. Quasi Inverter 
3.8. 2N-2N2P 
The Quasi-adiabatic irreversible latches based 2N-2N2P has pair of cross coupled PMOS devices, reduces the 
standard energy on output to 0.5CVT2 as opposed to conventional 0.5 CV2. Through the PMOS transistor, energy on 
the output node capacitance is discharged into power clock until the voltage on node decreases to VTP. This adiabatic 
logic circuit uses PMOS devices to recover major portion of the total energy. 
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Fig.11. 2N-2N2P Inverter 
 
Table 1.Comparison of number of transistor required for Inverters and power dissipation 
 
S.No. Inverter 
 
Transistor’s  Required 
 
Power Dissipation 
1 CMOS inverter 2 8.13E-20w 
2 ECRL Inverter 4 2.48E-24w 
3 PFAL Inverter 6 1.23E-23w 
4 QUASI Inverter 2 6.37E-20w 
5 DFAL Inverter 3 8.13E-20w 
6 SCRL Inverter 2 8.13E-20w 
7 CAL  Inverter 8 2.48E-24w 
8 2N-2P 4 2.48E-24w 
9 2N-2N2P 6 4.64E-20w 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.12. Power Dissipation comparison of conventional CMOS Inverter with adiabatic Inverters 
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4. Conclusion 
Thus, it has been observed that, Adiabatic CMOS circuits can be successfully used to implement a digital circuit 
design using gradually rising and falling power-clock. Either retractile cascade power clocks or multiple phase 
power clocks with memory schemes can be used in large circuit design with low power consumption.  The adiabatic 
circuit design can be improved by introducing conventional power supply. Further to improve switching speed of 
adiabatic circuit as compare to CMOS logic  new  adiabatic circuits with better switching speed can be designed. 
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